SmGen is a finite state machine (FSM) generator for Verilog. On the other hand, it is not an FSM entry tool. The input is behavioral Verilog with clock boundaries specifically set by the designer. SmGen unrolls this behavioral code and generates an FSM from it in synthesizable Verilog. Clock boundaries are explicitly provided by the designer so there is good control on the expected timing
License
GNU Library or Lesser General Public License version 3.0 (LGPLv3)Follow SmGen
Other Useful Business Software
DataHub is the leading open-source data catalog helping teams discover, understand, and govern their data assets.
Built on an open source foundation with a thriving community of 13,000+ members, DataHub gives you unmatched flexibility to customize and extend without vendor lock-in. DataHub Cloud is a modern metadata platform with REST and GraphQL APIs that optimize performance for complex queries, essential for AI-ready data management and ML lifecycle support.
Rate This Project
Login To Rate This Project
User Reviews
Be the first to post a review of SmGen!