endit

Brought to you by: endyson

Last Update: 2011-11-20

Browse Code

Get an email when there's a new version of endit

Endit is a text editor mean to HDL source code writing and hacking, like Verilog and VHDL. It integrated a open source verilog compiler , Icarus verilog compiler, in it which is also an excellent open source verilog compiler.

Project Activity

See All Activity >

Follow endit

endit Web Site

Other Useful Business Software

Next-generation security awareness training. Built for AI email phishing, vishing, smishing, and deepfakes.

Track your GenAI risk, run multichannel deepfake simulations, and engage employees with incredible security training.

Assess how your company's digital footprint can be leveraged by cybercriminals. Identify the most at-risk individuals using thousands of public data points and take steps to proactively defend them.

Learn More

Rate This Project

User Reviews

Be the first to post a review of endit!

Additional Project Details

Registered

2011-03-22

Report inappropriate content

Next-generation security awareness training. Built for AI email phishing, vishing, smishing, and deepfakes.

Track your GenAI risk, run multichannel deepfake simulations, and engage employees with incredible security training.

Assess how your company's digital footprint can be leveraged by cybercriminals. Identify the most at-risk individuals using thousands of public data points and take steps to proactively defend them.

Learn More

Recommended Projects

Icarus Verilog
Icarus Verilog is an open source Verilog compiler that supports the IEEE-1364 Verilog HDL including IEEE1364-2005 plus extensions.
vHDL Obfuscator GUI
vHDL Obfuscator is an small GUI to obfuscate and reformat HDL files
Eclipse Verilog editor
Eclipse Verilog editor is a plugin for the Eclipse IDE. It provides Verilog(IEEE-1364) and VHDL language specific code viewer, contents outline, code assist etc. It helps coding and debugging in hardware development based on Verilog or VHDL.
HDLObf
HDLObf is intended to be a HDL Obfuscator and identifier name change utility. Primarily designed for Verilog/SystemVerilog support will be added for VHDL/SystemC in future.
GPL Cver
Open-source interpreted Verilog simulator with a feature set and performance similar to Verilog-XL. Implements all IEEE 1364-1995 features along with some Verilog-2001 features. Full support for Verilog PLIs.